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I. IHTRODOCTION
Paralleling the historically ever increasing requirement
to more accurately measure an increment of time is a similar
requirement to more accurately measure frequency (of a sinu-
soidal voltage, typically) . The frequency of a sinusoid is
often used to represent data or a physical parameter. In
some applications, tie amount of doppler shift on a received
signal is of interest. Moving target indicators (MTI) in
radars are an example.
This paper addresses the prcblem of accurately measuring
the frequency of a tone in a small interval of time to
determine the theoretical and practical limits of accuracy
of measurement. Chapter II begins by providing background
on the fundamental limitations of measuring frequency accu-
rately with a frequency counter and developes the concept of
using a frequency divider with a phase locked loop as a
method to circumvent these limitations. Chapter III is a
detailed description of the circuitry used to gather data.
The experimental procedures followed and the resulting data
are provided by Chapter IV. Chapter V summarizes the data
and presents the conclusions evident from the experiment.
II. BACKGROUND
The frequency of a tone can be measured using a
frequency counter which converts the number of zero cross-
ings Z occuring during a known gate time, T seconds, into
its corresponding frequency F. Since there are two zero
crossings per cycle, F=(Z/2)/T HZ. Frequency counters
generally have two modes of operation, FREQUENCY and COUNT,
and the value of F and the value of (Z/2) is displayed
respectively when each is selected.
The accuracy of measurement of the frequency counter is
fundamentally limited to ±(1/T). The ±1 count in T seconds
is caused by the T second window not occuring at the same
place relative to a continous waveform each time a measure-
ment is taken. As an example, the square wave of Fig. 1 has
five zero crossings in region I and four zero crossings in
region II even though both regions have the same duration of
T seconds. This fundamental limit of ± (1/T) accuracy can be
further degraded by several factors:
-A stable and precise gate time is required for a consis-
tent and corresponding number of zero crossings; other-
wise repeatability of the measurement suffers.
-The frequency counter itself is based upon a clock and
any instability in this clock degrades accuracy.
-Noise introduces additioral zero crossings which





































Excepting noise, the degradations to frequency accuracy
are a function of the accuracy cf the clocks in the circuit.
To reduce the effects of noise and introduce frequency
divison as a method of improving frequency accuracy, use of
a phase locked loop as the keystone of an experimental
circuit is considered.
It is well known that a phase locked loop as shown in
Pig. 2.2 (a) will frequency lock to a tone input provided that
the rest frequency 5 of the vcltage controlled oscillator
(VCO) in the phase locked loop is close to the frequency F
of the applied tone; that is, if the frequency of the tone
is within the capture range of the phase locked loop. Once
in lock, the frequency of the VCO differs from the frequency
of the tone by less than one Hertz for high signal to noise
ratios. Measuring the frequency of the VCO indirectly meas-
ures the frequency of the tone. The accuracy of measurement
remains limited to ± (1/T) HZ using a frequency counter.
A frequency divider is a device which divides the
frequency, F, of a square wave at its input and produces a
square wave of frequency (F/N) at its output where N is an
integer.
As illustrated in Fig. 2. 2(h), a divide by N frequency
divider inserted into the feedtack loop of a phase locked
loop requires that the rest frequency R of the VCO be multi-
plied by N for lock on to cccur on a square wave of
frequency F. Measuring the frequency of the VCO again indi-
rectly measures the frequency F of the square wave; however,
since the VCO frequency is now FN, the accuracy of measure-
ment is limited to ± (1/NT) HZ. This improves the original
limitation of measurement accuracy, (1/T), by a factor of N.
This experiment verifies the reasoning above and deter-
mines the practical limitations of using a phase locked loop
and frequency divider combination as a basis for the accu-









(a) Phase locked loop
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Figure 2. 2 Phase Locked Loop Configurations.
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duration- Theoretically/ any desired frequency accu-
racy,! (1/NT) HZ, can be achieved by simply increasing the
value N of frequency division by the approriate amount.
Practically, the conclusions cf this experiment show that
the tradeoff for increased frequency accuracy is a higher
required signal to noise ratio and a reduction of the




The general concept of the experimental circuit is shown
in Fig.3.1. It consists of a summer to add a signal, either
a tone or a pulsed tone, to Doise; a frequency recovery
circuit to recover the the frequency of the noisy signal;
and a counter to measure the frequency of the noisy signal.
In the case of the pulsed tone, a synchronization and gate
time circuit is also required to enable the frequency
counter to measure the number of zero crossings of the tone
being pulsed. The two cases are distinguished in Fig. 3.1 by
using a solid line for the case of a tone and a dashed line
for the case of a pulsed tone.
Fig. 3.2 is a block diagram of the system used in this
project to realize the concept described above. The overall
system basically consists of five functional subsystems:
-A signal plus noise subsystem to simulate the reception
from a channel of a short duration tone corrupted by
noise.
-A bandpass filter to reduce the noise bandwidth and
improve the signal to noise ratio. This filter simu-
lates the intermediate freguency (IF) amplifier/filter
stage of a superheterodyne receiver.
-A frequency recovery circuit to determine the frequency
of the short duration tone.
-A synchronized gating circuit to provide a precise
gating time needed to accurately measure the frequency
of the phase locked loop output.
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The parts of the five functional subsystems are shown in
Fig. 3.2. Key outputs are labeled with capital letters and
correspond letter for letter to the waveforms depicted in
Fig. 3.3. The circuits that make up each part are described
in detail in Appendix A. The purpose of each part is
presented in this chapter.
B. SIGNAL PLOS NOISE GENERATOB.
The purpose of this subsystem is to add noise to various
test signals applied to the experimental circuit.
1 • Siqn al Generator
The desired output of the signal generator is a
portion of a square wave. First, a WAVZTEK 136 signal
generator is used to provide a symmetric square wave of
approximately 100 kHZ. It is to be noted that a pure sinu-
soid tone of the same frequency is not used because the DATA
PRECISION 5740 frequency counter more reliably measures the
frequency of a square wave. However, since the square wave
pulse is to be later passed through a bandpass filter, the
output of which is a sine wave pulse, use of the square wave
has no detrimental effect on the experiment. A fifty
percent duty cycle pulse generator produces 54 millisecond
pulses. These and the 100 kHZ symmetric square wave are
multiplied using an analog voltage multiplier to generate 54
millisecond pulses of a 100 kHZ square wave.
2 • Noi§§ Generator
An ELGENCO noise generator with a selected bandwidth




A simple operational amplifier summer is used to add
the signal to the noise prior to bandpass filtering.
C. BANDPASS FILTER
A fourth order Chebyshev biquadratic bandpass filter
with a center frequency of approximately 100 kHZ and a 3dB
bandwidth of 9 kHZ provides the desired simulation cf band-
limited signal plus narrowband noise. This filtering of
signal plus noise is similar tc that of the IF amplifier/
filter portion of a superheterodyne radio receiver. The
ouput of this filter with no ncise at the input is depicted
in line A of Fig. 3. 3.
D. FREQUENCY RECOVERY CIRCUIT
The purpose of this subsystem is to recover the
frequency of the sine wave within the pulse envelope.
1- Voltage Li jiter/Rectif ier
To ensure that the input to the digital multiplier
used in the phase locked loop is transistor-transistor logic
(TTL) compatible, a voltage limiter/rectif ier transforms the
100 kHZ sinusoidal pulse out of the band pass filter to a
pulsed 100 kHZ DC biased square wave having amplitudes of 5
volts and volts.
2 • Phase Locked Loop
The three blocks in Fig. 3.2 immediately following
the voltage limiter/rectifier comprise a phase locked loop.
The phase locked loop consists of a digital multiplier, a
simple RC lowpass filter, and a voltage controlled oscil-






































Figure 3.3 Synchronization of Gate Time Timing Diagram
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follows the instantaneous frequency of a signal at the input
of the phase locked loop. It is the frequency of the VCO
that is measured and equated to the the frequency of the
noisy system input.
E. SYNCHRONIZED GATING CIRCUIT
The purpose of this subsystem is to provide a precise
gate time of 40 milliseconds at the proper time.
1 • E£Y.i~i2E§. De t ect or
The envelope detector ecovers the 54 millisecond
envelope of the output of the signal generator. This
envelope is shown as line B of fig. 3.3.
2 . Trigger
A trigger initiated by the leading edge of the
recovered envelope is produced to provide a common reference
time for the synchronization of a 40 millisecond counter and
a manual switch. This trigger is shown in line C of Fig.
3.3.
3- if Millisecond Coun ter
A four stage digital counter provides a precise
timing gate of 40 milliseconds. As shown in line D of
figure 3.3, the trigger initiates a 40 millisecond pulse
from the counter approximately 10 milliseconds after the
trigger time T.
4 . Monost ab le Multivibrators
Several monostable multivibrators (one shots) are
required to achieve synchronous operation of the experiment.
The objective of this synchronization is to select a 40
millisecond "slice" from the "interior" of the 54
20
millisecond square wave of frequency 100 kHZ. A manual
switch initiates a 90 millisecond one shot as depicted by
line E of Fig. 3.3. The 90 Billisecond one shot is then
logically ANDED with an inversion of the trigger as shown in
line F of Fig. 3.3. This inverted trigger is inverted again
and used to trigger a 60 millisecond one shot as depicted by
lines G and H of Fig. 3.3. The 60 millisecond one shot is
then logically ANDED with the 40 millisecond counter to
produce a 40 millisecond timing gate as shown in line I of
Fig. 3.3. A precise gate of 40 milliseconds is now avail-
able at the correct time to achieve the objective of
synchronization. An additional circuit not shown in Fig.
3.2 is a four millisecond one shot initiated by the trigger
of Fig. 3.2. This one shot provides an "automatic" manual
switching capability to facilitate oscilloscope observa-
tions. This is accomplished by bypassing the manual switch
of figure 3.2 and feeding the output of the four millisecond
one shot to the input of the 9 millisecond one shot,
thereby providing a closed switch once every 104
milliseconds.
5- An§_ioc[ Switch
The output of the phase locked loop and the 40
millisecond gate are then applied to the analog switch. The
output of the analog switch is the desired 40 millisecond
"slice" from the "interior" of the 54 millisecond square
wave of frequency 100 kHZ.
F. FREQUENCY MEASUREMENT
Two DATA PRECISION 5740 frequency counters are used to
compare the frequency of the signal not corrupted by noise
with the frequency measured by the frequency recovery
circuit under various levels cf noise power. Frequency
21
counter #1 is connected to the output of the WAVETEK 136
signal g* arator to measure the frequency of the 100 kHZ
square wave. Frequency counter #2 is connected to the
output of the analog switch and is used to count the number
of pulses contained within the synchronized 40 millisecond
gate time and thereby indirectly determine the frequency of
the phase locked loop output.
G. CIECUIT HODIFICATIONS
During the course of the experiment several minor modi-
fications to the circuit described above are required to
obtain necessary data. For example, at one point an unmodu-
lated square wave with no noise is used with frequency
counter #2 connected to the output of the phase locked
loop's VCO to determine how accurately the circuit measures
the frequency of that particular waveform. When modifica-
tions are required to the circuit, they are explicitly




The goal of the experiment is to determine how accu-
rately one can measure the frequency of a tone of short
duration that is corrupted by tandlimited white noise using
a phase locked loop as a frequency measuring device.
The experiment is conducted in several steps. To
provide for proper synchronization in the experimental
circuit the settling time (i.e. lock on time) of the phase
locked loop is first determined. An unmodulated 100 kHZ
square wave is used as the source signal and the frequency
of the phase locked loop VCO output is measured as the noise
levels are incrementally increased. This provides a bench-
mark with which to compare the accuracy of the frequency
measuring circuit when excited by a pulsed 100 kHZ square
wave. A pulsed 100 kHZ square wave is used as the source
signal and the frequency output of the phase locked loop is
measured as the noise levels are incrementally increased. A
frequency divider is inserted into the feedback path of the
phase locked loop to determine its effect on the frequency
measuring accuracy of the circuit. Lastly, a very stable
clock replaces a less stable clcck in the circuit to improve
the stability of the timing gate and the frequency measuring
accuracy of the circuit with the frequency divider.
The details of the procedures and results of each step
of the experiment are now examined.
B. PHASE LOCKED LOOP LOCK ON TIME
For the case of a pulse modulated 100 kHZ square wave,
determination of the phase locked loop lock on time is
23
critical to ensure that the measurement of the frequency
output of the phase locked loop commences after the phase
locked loop has firmly locked on the signal frequency within
the pulse envelope. lock on time is determined by measuring
the settling time of the direct current (DC) output of the
lowpass filter of the phase locked loop. To facilitate
measurement of this settling tiae with the oscilloscope, the
signal applied to the bandpass filter is modified to be an
80 percent duty cycle, 10 millisecond period pulse modulated
100 kHZ square wave. Lock on time is measured on the oscil-
loscope as the width of the DC transient respor e to this
waveform. Lock on times for different lowpass filter cutoff
frequencies are determined by varying the value of the
filter resistor and this data is recorded in Appendix B.
The lock on times vary from three to four milliseconds as
the filter cutoff frequency varies from 3 HZ to 159 HZ. The
effect of coise on the duration of lock on time is observed
to be insignificant.
A lowpass filter with cutoff frequency of 80 HZ is
selected for the final circuit design. Three milliseconds
delay is required. Final design of the counter circuits
results in a ten millisecond delay of the 40 millisecond
gate, more than adequately accounting for the delay time
required.
C. MEASURING THE FREQUENCY OF A TONE
The signal generator of Fig .3. 2 is modified to produce a
100 kHZ square wave (no modulation) . The frequency of the
phase locked loop is measured directly at the output of the
WAVETEK 142 voltage contolled oscillator (VCO) . The magni-
tude of the difference between the frequency outputs of the
WAVETEK 136 signal generator and of the WAVETEK 142 VCO is
measured as the noise level is incrementally increased. It
24
is noted that the maximum gate time (10 seconds) is selected
on both frequency counters to achieve an accuracy of tenths
of a Hertz for the measurements. The data is recorded in
Appendix C and a graph of the results is shown in Fig 4.1.
The frequency measurement circuit demonstrates a
threshold effect as it measures the 100 kHZ signal to within
plus or minus one Hertz for a SNR above four decibels (dB)
and quickly loses accuracy below that value of SNR.
D. MEASURING THE FBEQOENCT OF A TONE OF SHORT DURATION
No modifications of the circuit of Fig. 3. 2 are required
foe this part of the experiment. Frequency counter #1 meas-
ures the output of the WAVETEK 136 which is set to approxi-
mately 97,700 HZ to match the center frequency of the
bandpass filter. Each time the manual switch is closed,
frequency counter #2 counts the number of pulses produced by
the phase locked loop VCO in 4 milliseconds. It is noted
that use of the DATA PRECISION 5740 counter in the counting
mode requires that the trigger level of this device be
finely adjusted to obtain consistent results.
Frequency counter #2 is accurate to within ±1 count
which converts to a ±25 HZ accuracy when measuring a 100 kHZ
square wave using a 40 millisecond gate.
The variation in the frequency measured by frequency
counter #2 with the input signal frequency constant and as
the noise level is incrementally increased is recorded in
Appendix D. A plot of the standard deviation of this
frequency versus SNR is shown in Fig. 4. 2 and suggests that
the noise has no measurable effect until below a SNR of 6dB.
This roughly correlates with the four dB SNR threshold
effect observed earlier. However, since the counter's accu-
racy of ±1 count in 40 milliseconds reflects only an accu-














Figure 4.1 Frequency Deviation of a Tone,
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Figure 4.2 Frequency Deviation of a Pulsed Tone.
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to investigate the effect of the noise above a SNR of six
33.
E. EFFECT OF A FREQUENCY DIVIDER IN THE PLL FEEDBACK LOOP
A frequency divider is now inserted into the feedback
loop of the phase locked loop of Fig. 3. 2. to increase the
frequency of the VCO. The value of the divisor of the
frequency divider requires that the rest frequency of the
VCO be multiplied by the same value to insure that the
signal frequency and the feedback loop frequency are close
enough to achieve lock on.
The procedures outlined in paragraph C for the measure-
ment of a pure tone, after heing modified slightly by
connecting frequency counter #2 to the output of the
frequency divider vice the output of the VCO, are repeated
for this new configuration. The data for a divide by 40 and
a divide by 20 frequency divider inserted into the circuit
are recorded in Appendix E and plotted in Fig. 4.3. A 7dB
SNR is required for a ± 1 HZ measurement accuracy when using
a divide by 20 freguency divider. At least 12dB SNR is
required for the same performance when using a divide by 40
frequency divider. Use of greater frequency division
increases the SNR required to achieve the same accuracy and
reduces the frequency capture range of the phase locked
loop.
The procedures outlined in paragraph D for measuring the
frequency of a tone of short duration are repeated for the
circuit with a divide by 20 freguency divider in the circuit
and the data is recorded in Appendix F.
In this case the ±1 count accuracy of frequency counter #2
converts to a ±1.25 HZ accuracy when measuring a 100 kHZ
square wave using a 40 millisecond gate. The data of


















Figure 4.3 Frequency Deviation of a Tone using Division.
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ratio, this configuration is not capable of enhancing the
performance of the circuit unless the stability of the
various clocking systems supporting the circuit is
significantly improved.
The relatively unstable WAVETEK 142 providing the 100
kHZ clock to the four stage counter producing the timing
gate is replaced with a HP 2320B frequency synthesizer
having a stability of ± 10 parts in one million of setting
per year. The 100 kHZ sinusicd output of the HP 3320B is
made TTL compatible by passing it through a voltage limiter/
rectifier (identical to the one described in Appendix A)
followed by a 7404 inverter.
Using the new clock, the measurements of the tone of
short duration are repeated with a divide by 20 frequency
divider in the circuit and recorded in Appendix G. The
improved clock produces a more stable timing gate which
results in a standard deviation of 15 HZ for a SNR above
7dB, 10 HZ less than the best standard deviation achievable




Fig. 5.1 consolidates the experimental results of meas-
uring the frequency cf a steady tone using a phase locked
loop with and without a frequency divider inserted into the
feedback loop. The effects of frequency division on the
experimental circuits ability to faithfully recover the
frequency of a steady tone are:
-Frequency division increases the value of SNfi at which
the threshold cf the phase locked loop occurs and
reduces the capture range of the phase locked loop.
-The standard deviation of the circuit with frequency
division is always higher than the standard deviation of
the circuit without frequency division at the same value
of SNR due to the increased sensitivity of the loop when
a frequency divider is present.
Fig. 5.2 consolidates the experimental results of measuring
the frequency of a pulsed tone using a phase locked loop
with and without a frequency divider inserted into the feed-
back loop. The effects of frequency division on the experi-
mental circuit's ability to faithfully recover the frequency
of a pulsed tone are:
-The maximum accuracy of frequency measurement possible
from a phase locked loop, without a frequency divider,
sensing the freguency of a pulsed tone is inversely
proportional to the time length of the gated pulse.
-A frequency divider can improve the accuracy of
frequency measurement derived from a phase locked loop
sensing the frequency of a pulsed tone, provided that
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Figure 5.2 Pulsed Tone Measurements.
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Finally, it seems reasonable that a phase locked loop
with a frequency divider in the feedback loop coupled with a
very stable clock to provide a precise and stable gate time
can be used to measure the frequency of short duration tone
with great accuracy. Assuming that the stability of the
clock for the gating circuit is not a limiting factor, the
tradeoff for better accuracy using frequency division is a




All figures are placed at the end of this appendix. All
numerical values for resistors are in units o£ kilohms and
for capacitors in units of microfarads. A block diagram of
the experimental setup is shown in Fig. 3. 2 and the circuits
comprising each block are now examined in detail.
The signal generator block of Fig. 3. 2 is to be able to
generate three waveforms: a 100 kHZ sguare wave, a 54 milli-
second pulse modulated 100 kHZ sguare wave, and a 8 millise-
cond pulse modulated 100 kHZ sguare wave. Each waveform is
depicted (not to scale) in Fig. A. 1. The 100 kHZ sguare wave
is obtained directly from a WAVETEK 136 signal generator.
The 54 millisecond pulse modulated sguare wave is produced
by mixing the 100 kHZ sguare wave output of the WAVETEK 136
with 54 millisecond pulses generated by the circuit in
Fig. A. 2. This circuit is adapted from [Ref.1] and uses a
555 astable multivibrator followed by a 7473 JK level
trigger flip flop to produce a 50% duty cycle pulse wave
with pulse widths of 54 milliseconds at node A. The 8
millisecond pulse modulated sguare wave is produced in a
similar manner, but an 80? duty cycle pulse wave is obtained
from a WAVETEK 142 in this case. Mixing of the two pulse
modulated waves is done by the AD534 four guadrant analog
multiplier shown in Fig. A. 3 where one of the pulse waves is
applied to node B and the 100 kHZ sguare wave is applied to
node C to obtain a pulse modulated wave at node D.
The noise generator block represents an ELGENCO Gaussian
noise generator with a selected bandwidth of 500 kHZ. To
take advantage of the noise power available over a maximum
linear range reguires that signal levels at the output of
35
the bandpass filter te selected between 0.2 and 0.5 volts
RMS.
Noise is added to the signal using an LM318 operational
amplifier summer. To provide an additional measure of buff-
ering before the bandpass filter, an LM310 voltage follower
is appended to the summer as shown in Fig. A. 4. Signal and
noise are applied to node E and F respectively and the buff-
ered sum is produced at node G. For all measurements, the
noise generator remains energized and connected to node F.
Zero level of noise is selected for a 'no noise*
measurement.
The fourth order Chebyshev biguadratic bandpass filter
is adapted from [Ref.2]. The filter consists of two stages,
each stage constructed as shown in Fig. A. 5 using the







Signal plus noise is applied tc node H of the first stage
and the filtered output appears at node I of the second
stage. The center frequency, 3dB bandwidth, and gain are
measured by observing the output of the filter on a HEWLETT
PACKARD 1222A oscilloscope as the frequency of a square wave
input is varied. The respective values are 97700 kHZ, 9
kHZ, and d3.
A simple diode resistor rectifier is added to a voltage
limiter design found in [Ref.3] to construct the circuit
shown in Fig. A. 6. The sinusoidal output of the bandpass
filter is fed to node J and a train of Transistor-Transistor
Logic (TIL) compatible 5 volt amplitude pulses with the same







amplitudes ranging from approximately 0.1 volt RMS to over
15 volts EMS.
A phase locked loop consisting of a 7486 digital multi-
plier (exclusive NOR gate) , a simple RC lowpass filter, and
a WAVETEK 143 VCO is shown in Jig. A. 7. The output of the
voltage limit er/rectifier is applied to node L and the
output of the VCO is fed back to pin 2 and the product of
these two signals is passed through a lowpass filter to
produce a DC voltage at node M to drive the VCO. The
frequency output of the VCO closely follows the frequency
input at node L.
The envelope detector shown in Fig. A. 8 detects the enve-
lope of the pulse modulated output of the AD534 mixer. The
mixer output is applied to node N and amplified by the adju-
stable DC offset LM3 18 operational amplifier (OPAMP) ; it is
then buffered by the LM741 voltage follower and passed to a
simple diode and RC lowpass filter which detects the enve-
lope of the signal. The final LM741 OPAMP produces an
amplified envelope at node 0. The potentiometer in the
LM318 OPAMP circuit provides a convenient method for
adjusting the peak amplitude of the envelope without having
to adjust the magnitudes of the signal inputs to the AD534
mixer- A peak envelope amplitude greater than four volts is
required to produce satisfactory trigger pulses.
The envelope is applied to node P of the trigger circuit
adapted from [fief.1] and shown in Fig. A. 9. A negative pulse
is produced at node Q on the rising edge of the envelope and
is used to trigger three monostable multivibrators (one
shots): 60 millisecond and 90 millisecond one shots
constructed as shown in Fig. A. 10 using a dual LM556 timer
and a four millisecond one shot using a LM555 timer as shown
in Fig. A. 11. Circuit designs are adapted from [Ref.1] and
[Ref.4]. In Fig.A10 a negative pulse applied to nodes R and
S produces 60 and 90 millisecond pulses at nodes T and U
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respectively. Similarly/ in Fig. A. 11 a negative pulse at
node V produces a four millisecond pulse at node W.
A block diagram of the four stage 40 millisecond counter
is shown in Fig. A. 12. The first three stages are 74160
decade counters each of which successively divides the 100
kHZ clock frequency provided ty a WAVETEK 142 by 10 to
produce a 100 HZ frequency at the T* pin of the 74161
binary counter. The four weight (Q4) and eight weight (Q8)
outputs of this binary counter are applied to a 7402 NOR
gate, producing a 40 millisecond pulse at node X. Fig. A. 13
shows the details of the pin ccnnections for each stage of
the 40 millisecond counter. The L (load) pin of each stage
is connected to the trigger circuit output which resets the
counters with each negative pulse. The 'T 1 enable pin of
the first 74160 stage is tied high to 5 volts while the *T'
pins of the remaining stages are connected to the , C I (carry
out) pin of the preceding stage.
The manual switch and the logic circuits required to
properly synchronize this switch with the rest of the exper-
imental circuit is shown in Fig.A. 14. The negative pulses
produced by the trigger circuit are inverted using a 7404
gate and applied to node Y. The 40 millisecond pulse output
of the counter is applied to node Z. Throwing the manual
switch from +5 volts to ground triggers the 90 millisecond
one shot and its output is logically ANDED with the positive
trigger pulse at node Y, reproducing this positive trigger
pulse at the output of the 7408 gate. This positive trigger
pulse is inverted by the 7404 gate and triggers the 60
millisecond one shot, the output of which is logically ANDED
with the 40 millisecond pulse at node Z, reproducing the 40
millisecond pulse at node AA. This logical design synchron-
izes the manual switch with the common basis of synchroniza-
tion for the rest of the experimental circuit, the trigger
circuit.
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The 40 millisecond pulse produced by closing the manual
switch is applied to node AB of the MC14051B analog switch
shown in Fig. A. 15. The output of the phase locked loop VCO
is applied to node AC. The ouput, a 40 millisecond slice of
the output of the VCO, appears at node AD after passing
through a DC blocking capacitor. A DATA PRECISION 5740
frequency counter is now used to count the pulses at node AD
during the 40 milliseconds time interval.
When required during the course of the experiment, the
frequency divider shown in Fig. A. 16 is inserted into the
phase locked loop feedback line to increase the required
rest frequency F of the VCO. The output of the VCO at
frequency F is applied to node AE. A train of pulses at
frequency F/20 or F/40 is generated at V20 or V40 respec-
tively by the decade-binary counter combination. One of
these two outputs is then applied to the digital multiplier
to complete the phase lock loop again. Note that the orig-
inal rest frequency of the VCO now must be multiplied by 20
if V20 is selected and by 4 if V40 is selected to ensure
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Figure A. 15 Aralog Switch.
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PHASE LOCKED LOOP LOCK ON TIME
E is the value of the resistor in the phase locked loop
lowpass filter. The capacitor's value (C) is .001 micro-
farads and is not varied. Lock on time is measured for
various values of E and the 3dB cutoff frequency (F) is
calculated for each case using equation F= 1/ (6. 28EC)
.













The above measurements are obtained with no noise added.
Noise is added to the circuit and no significant effect on




MEASUBING THE FREQUENCY OF A TONE
The following key applies to the data tables in this
appendix.
S, N: Root mean square (EMS) value of the signal (S) or
noise (N) voltage measured at the output
of the bandpass filter with no noise.
V: RMS value of signal plus noise voltage
measured at the output of the bandpass filter.
5NR: The signal to noise ratio in decibels (dB)
calculated by equations:
SNE =10 LOG { S2/N2 } where
N2 = V2 - S2
F (IN) : The frequency output of the square wave signal
generator (WAVETEK 136) in HZ.
F (VCO) : The frequency output of the phase locked loop
VCO (WAVETEK 143) .
I (DIFF) : The magnitude of the difference between F(IN) and
F (VCO) .
The average, variance, and standard deviation of F(CIFF)
is calculated for the twenty values of F(DIFF) using equa-
tions:
Average F(DIFF) = {Sum of F (DIFF) values} /20
Variance F(DIFF) = [Sum of [value of F (DIFF) ] 2 }/20
minus (Average F(DIFF)} 2
Std.dev. F(DIFF) = sguareroot (Variance F(DIFF)}
57
s = . 50

























Average F(DIFF) = . 17 50
Variance F(DIFF) == .0 169























s = . 50
V = . 55
























Average F(DIFF) = .1350
Variance F(DIFF) = .0428























s = . 50
V = . 60
SNR = 3 .6





















Average F(DIFF) = 2.09
Variancei F(DIFF) = .8929
















































Average F(DIFF) = 9.23
Variance F(DIFF) = 3.873
Std.dev. F(DIFF) = 2.979
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APPENDIX D
MEASURING THE FREQUENCY OF A TONE OF SHORT DURATION
The following key applies to the data tables in this
appendix.
S, N: Root mean square (RMS) value of the signal (S) or
noise (N) voltage measured at the output
of the bandpass filter with no noise.
V: RMS value of signal plus noise voltage
measured at the output of the bandpass filter.
SNR: The signal to noise ratio in decibels (dB)
calculated by equations:
SNR =10 LOG { S2/N2 } where
N2 = V 2 - S2
F (IN) : The frequency output of the square wave signal
generator (KAVETEK 136) in HZ ± 10HZ.
COUNT: The number of pulses produced in 40 milliseconds
by the phase locked locp VCO (WAVETEK 143).
F(OUT):The frequency value of COUNT in HZ calulated by
F (OUT) = (25) COUNT
The average, variance, and standard deviation of COUNT is
calculated for the twenty values of COUNT using equations:
Average COUNT = (Sum of COUNT values) /20
Variance COUNT = {Sum of (COUNT value) 2} /20 minus
(Average COUNT) 2












































































































































































Average 39 1 1 . 6 97790

































MEASURING THE FREQUENCY OF A TCNE WITH FREQUENCY DIVISION
The following key applies to the data tables in this
appendix.
S, N: Root mean square (RMS) value of the signal (S) or
noise (N) voltage measured at the output
of the bandpass filter with no noise.
V: RMS value of signal plus noise voltage
measured at the output of the bandpass filter.
SNR: The signal to noise ratio in decibels (dB)
calculated by equations:
SNR =10 LOG { S2/N2 } where
N 2 = V2 - S2
F (IN) : The frequency output of the sguare wave signal
generator (WAVETEK 136) in HZ.
F (DIV) : The frequency output of the phase locked loop
frequency divider.
F(DIFF): The magnitude of the difference between F(IN) and
F (DIV) .
The average, variance, and standard deviation of F(DIFF)
is calculated for the twenty values of F (DIFF) using equa-
tions:
Average F(DIFF) = {Sum of F (DIFF) values} /20
Variance F(DIFF) = [Sum of [value of F(DIFF) ] 2 }/20
minus {Average F(DIFF)} 2



























Average F(DIFF) = .235
Variance F(DIFF) = .073
Std.dev. F(DIFF) = .265
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DIVIDE BY 40
s = . 50























Average F(D1FF) = 58 .7
Variance F(DIFF) = 11 . 9
























s = . 50
V = . 50
SNE = infinite
F(IN) F{EIV)




















Average F(DIFF) =- .455
Variance F(DIFF) := . 164









































Average F(DIFF) -- .820
Variance F(DIFF) := .445
























s = . 50
V = . 54






















Average F(DIFF) = 3.88
Variancei F(DIFF) == .816
















































Average F(DIFF) = 4.23
Variance F(DIFF) == 1.65
























MEASURING THE FREQUENCY OF A TCNE OF SHORT DORATION WITH
FREQUENCY DIVISION
The following key applies to the data tables in this
appendix.
S, N: Root mean square (RMS) value of the signal (S) cr
noise (N) voltage measured at the output
of the bandpass filter with no noise.
V: RMS value of signal plus noise voltage
measured at the output of the bandpass filter.
SNR: The signal to noise ratio in decibels (dB)
calculated by equations:
SNR =10 LOG { S2/N2 } where
N 2 = V 2 - S 2
F (IN) : The frequency output of the square wave signal
generator (WAVETEK 136) in HZ.
COUNT: The number of pulses produced in 40 milliseconds
by the phase locked loop VCO(HAVETEK 143).
F (OUT) : The frequency value of COUNT in HZ calculated by
F (OUT) = (1.25) COUNT
The average, variance, and standard deviation of F(IN)
and F (OUT) is calculated for the twenty values of each using
equations:
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Average X = {Sum of X values} /20
Variance X = {Sum of (X value) 2 }/20 minus
{Average X} 2






F(IN) COUNT F (OUT)
97710 78228 97785




















Average 97715 .9 97734.7
Variance 5. 12 854
Std.dev. 2. 26 2 9.2 cms
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APPENDIX 6
MEASURING THE FREQOEHCY OF A TONS OF SHORT DURATION WITH
FREQUENCY DIVISION AND A VERY STABLE CLOCK
The following key applies to the data tables in this
appendix.
S, N: Root mean square (RMS) value of the signal (S) or
noise (N) voltage measured at the output
of the bandpass filter with no noise.
V: RMS value of signal plus noise voltage
measured at the output of the bandpass filter.
SNR: The signal to noise ratio in decibels (dB)
calculated by equations:
SNR =10 LOG { S2/N2 } where
N2 = 72 - 3 2
F (IN) : The frequency output of the square wave signal
generator (WAVETEK 136) in HZ.
COUNT: The number of pulses produced in 40 milliseconds
by the phase locked locp VCO (WAVETEK 143).
? (OUT) : The frequency value of COUNT in HZ calculated by
F (OUT) = (1.25) COUNT
The average, variance, and standard deviation of F(IN)





{Sum of X values} /20
= [Sum of (X value) 2 } /20 minus
{Average X} 2




























































V = . 32
i
SNR = 8 .6










17 29 3 66
18 291 64
22 29 2 65

















s = . 30
V = . 34
SNR = 5 .5
F(IN) COUNT F (OUT)
97717 74289 92861











21 29 2 65
29 286 58
31 314 93







Variance 15 .9 2^6





V = . 36
SNE = 3 .6










24 27 3 41
24 273 41
24 29 5 69
24 273 41
25 270 38









Std.dev. 2. 81 14. 9
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